1. Introduction {#sec1-micromachines-10-00753}
===============

A tunnel field-effect transistor (TFET) has attracted attention as a candidate for low-power applications because of its low subthreshold swing and low off-current compared with the metal-oxide-semiconductor field-effect transistor (MOSFET) \[[@B1-micromachines-10-00753],[@B2-micromachines-10-00753],[@B3-micromachines-10-00753],[@B4-micromachines-10-00753],[@B5-micromachines-10-00753]\]. Since a working principle of TFET relies on band-to-band tunneling (BTBT), TFET can achieve under 60 mV/decade subthreshold swing which acts as a limit on MOSFET \[[@B5-micromachines-10-00753],[@B6-micromachines-10-00753],[@B7-micromachines-10-00753]\]. However, TFET has a limitation in its on-current, which is lower than that of the conventional MOSFET because of low BTBT rates \[[@B8-micromachines-10-00753]\]. To solve this problem, an L-shaped TFET using vertical BTBT has been proposed \[[@B9-micromachines-10-00753]\]. Nevertheless, it has a disadvantage of ensuing large ambipolar current due to the tunneling layer deposited on the gate-drain overlap region during the selective epitaxial-layer growth (SEG) process \[[@B10-micromachines-10-00753]\]. Since ambipolar current contributes to the increase of the off-current, finding a method to reduce it is an important issue. Reduced drain doping and gate-drain underlap have been suggested as strategies for eliminating ambipolar current \[[@B11-micromachines-10-00753],[@B12-micromachines-10-00753],[@B13-micromachines-10-00753],[@B14-micromachines-10-00753]\]. However, the method reducing drain doping concentration has drawbacks in terms of decreased on-current because of the increased drain resistance and in terms of increased Miller capacitance due to increased gate-drain coupling, which leads to the degradation of resistor--capacitor (RC) switching characteristics \[[@B12-micromachines-10-00753]\]. The gate-drain underlap also has a drawback which limits the scalability.

Therefore, in this paper, we propose a method of suppressing ambipolar current by simply stacking the gates utilizing the structural features of L-shaped TFET. First, the structure of the proposed device and simulation method are described. Next, the electrical characteristics of the device are analyzed, which is followed by comparisons to other methods of suppressing ambipolar current. Finally, the fabrication method is presented for the stacked gate L-shaped TFET.

2. Device Structures and Simulation Methods {#sec2-micromachines-10-00753}
===========================================

[Figure 1](#micromachines-10-00753-f001){ref-type="fig"}a--d show the schematic designs of the single gate, stacked gate L-shaped TFET and the other devices with gate-drain underlap applied to each of the two devices. All devices are based on silicon and share the same doping concentration except low drain doping device (1 × 10^19^ cm^−3^ on drain). Abrupt doping profile can be formed because of in-situ doping during epitaxy, especially at the source \[[@B15-micromachines-10-00753]\]. Work function of the top gate (*ϕ*~G2~) is fixed at 4.5 eV and its height (*H*~G2~) is 88 nm. The bottom gate work function (*ϕ*~G1~) varies from 4.0 to 4.5 eV and its height (*H*~G1~) is 10 nm. The source height is adjusted to 65 nm, which allows the SEG tunneling layer between the source and the gate to be controlled by the top gate while the bottom channel is controlled by the bottom gate. The vertical tunneling thickness (*L*~t~) is 4 nm and the underlap length (*L*~un~) is 9 nm. All design parameters are summarized in [Table 1](#micromachines-10-00753-t001){ref-type="table"}. In order to verify the suppression of ambipolar current due to the stacked gates structure, electrical characteristics of each device are investigated through Synopsys Sentaurus™ Technology Computer-Aided Design (TCAD) two-dimensional (2D) device simulation. The nonlocal BTBT model is applied for investigation of ambipolar current in L-shaped TFET since this model takes tunneling effect into consideration based on energy band profile. Two tunneling model coefficients *A*~Si~ = 4.0 × 10^14^ cm^−1^s^−1^, *B*~Si~ = 9.9 × 10^6^ V/cm, *A*~SiGe~ = 3.1 × 10^16^ cm^−1^s^−1^ and *B*~SiGe~ = 7.1 × 10^5^ V/cm from \[[@B16-micromachines-10-00753]\] are used in this work.

3. Results {#sec3-micromachines-10-00753}
==========

3.1. Ambipolar Suppression of Stacked Gate L-Shaped TFET {#sec3dot1-micromachines-10-00753}
--------------------------------------------------------

As shown in [Figure 2](#micromachines-10-00753-f002){ref-type="fig"}a, the ambipolar current is significantly decreased in stacked gate L-shaped TFET because *ϕ*~G1~ is lower than *ϕ*~G2~, which leads to larger channel potential at the drain side. Meanwhile, on-current remains constant because *ϕ*~G2~ is the same as that of the single gate L-shaped TFET so that the same amount of electrostatic potential is applied to the SEG tunneling layer. Consequently, the on-state region remains unchanged while the off-state region expands \[(ii) to (iv)\] and the ambipolar state region contracts \[(i) to (iii)\]. The on-state region, off-state region and ambipolar state region are defined with the constant current method. [Figure 2](#micromachines-10-00753-f002){ref-type="fig"}b shows that the tunneling barrier width between the channel and the drain becomes thicker in the stacked gate L-shaped TFET due to the stronger potential applied to the channel. As a result, the BTBT rate of stacked gate L-shaped TFET significantly decreases in the ambipolar state ([Figure 3](#micromachines-10-00753-f003){ref-type="fig"}). In addition, considering the relationship of the potential applied to the channel according to the work function of the gate, the ambipolar state region in the transfer curve will be shifted to the left by decreasing *ϕ*~G1~, which will be covered in a later subsection.

As illustrated in [Figure 4](#micromachines-10-00753-f004){ref-type="fig"}, the ambipolar current of stacked gate L-shaped TFET with underlap is the most suppressed. Non-stacked devices have similar off-state region sizes, while stacked devices have an expanded off-state region and reduced ambipolar state region. Comparing with the single gate L-shaped TFET (without underlap), the stacked gate L-shaped TFET (without underlap) shows ambipolar current (drain current at *V*~GS~ = −1 V) and ambipolar region to be reduced and contracted by 12 times and by 0.5 V, respectively. This advantage further reduces off-current and makes it less sensitive to process variations.

3.2. Gate1 Work Function (ϕ~G1~) Split {#sec3dot2-micromachines-10-00753}
--------------------------------------

[Figure 5](#micromachines-10-00753-f005){ref-type="fig"} shows the transfer curves of stacked gate L-shaped TFET with various *ϕ*~G1~. As the *ϕ*~G1~ decreases, the ambipolar state region contracts and the off-state region expands because the energy band of the channel drops downward ([Figure 6](#micromachines-10-00753-f006){ref-type="fig"}). It leads to thickening of the tunneling barrier width between channel and drain, reducing BTBT rates, as shown in [Figure 7](#micromachines-10-00753-f007){ref-type="fig"}.

3.3. Resistance/on-Current {#sec3dot3-micromachines-10-00753}
--------------------------

Increase in on-current is beneficial in terms of RC characteristic due to a reduction in the resistance. [Figure 8](#micromachines-10-00753-f008){ref-type="fig"}a displays the resistance network in stacked gate L-shaped TFET when the device is in the on-state. Considering that the BTBT generation that contributes to the on-current occurs in two places near the source, the resistance network can be described as above. Since there is no need to lower the drain doping to suppress the ambipolar current, the drain resistance does not increase and it leads to higher on-current than the conventional method. Moreover, increasing the BTBT rate, for example by changing the source from Si to SiGe, reduces the tunneling resistance (*R*~TUN1~, *R*~TUN2~) and makes the effect of drain resistance more critical. [Figure 8](#micromachines-10-00753-f008){ref-type="fig"}b exhibits the on-current with the drain doping concentration in stacked gate L-shaped TFET using SiGe on the source. As a result, up to 7% of an on-current gain can be achieved with an L-shaped TFET.

3.4. Process Flow {#sec3dot4-micromachines-10-00753}
-----------------

The stacked gate L-shaped TFET can be easily fabricated by the repetition of deposition and etch-back processes, unlike the planar structure in which the lithography process is necessary to form the stacked gate. [Figure 9](#micromachines-10-00753-f009){ref-type="fig"} illustrates the key process steps for stacked gate L-shaped TFET. The other processes before the stacked gate are described in \[[@B15-micromachines-10-00753]\]. After the gate dielectric deposition, Gate 2 atomic layer deposition (ALD) process ([Figure 9](#micromachines-10-00753-f009){ref-type="fig"}a) is followed by chemical mechanical polishing (CMP) ([Figure 9](#micromachines-10-00753-f009){ref-type="fig"}b). Then the etch-back process is done to recess Gate2 under the source ([Figure 9](#micromachines-10-00753-f009){ref-type="fig"}c). Finally, Gate1 is repeatedly deposited and CMP is done ([Figure 9](#micromachines-10-00753-f009){ref-type="fig"}d). The process flow for the gate stack is explained in \[[@B17-micromachines-10-00753]\].

4. Summary {#sec4-micromachines-10-00753}
==========

In this study, we have successfully suppressed the ambipolar current of L-shaped TFET. The results prove that the ambipolar current can be efficiently suppressed by stacking the gates and using a low *ϕ*~G2~. Compared with the other strategies for suppressing ambipolar behavior, the stacked gate method shows the best performance in terms of ambipolar current, on-current and self-aligned process feasibility. Consequently, the proposed device will be a better candidate for the future generation of ultra-low-power circuits.
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Schematic designs of (**a**) (conventional) single gate L-shaped tunnel field-effect transistor (TFET), (**b**) single gate L-shaped TFET with underlap, (**c**) stacked gate L-shaped TFET and (**d**) stacked gate L-shaped TFET with underlap. In order to compare the suppression of the ambipolar current for each method, the simulations were conducted according to the schematics above.

![](micromachines-10-00753-g001a)

![](micromachines-10-00753-g001b)

![(**a**) Transfer curves of single gate L-shaped TFET and stacked gate L-shaped TFET with 0.7 V-drain voltage (*V*~DS~). Off-state and ambipolar state region of each device is distinguished by (i)--(iv). Ambipolar state region of the single gate (i), the off-state region of the single gate (ii), ambipolar state region of the stacked gate (iii) and the off-state region of the stacked gate (iv). It is shown that the ambipolar current is suppressed and the ambipolar state region contracts in the stacked gate L-shaped TFET; (**b**) Energy band diagram at gate voltage (*V*~GS~) = −0.5 V for single gate L-shaped TFET and stacked gate L-shaped TFET. They are obtained from source-to-drain along the cutline which is indicated in the inset (A-A'). It is presented that the tunneling barrier between channel-to-drain becomes thicker in the stacked gate L-shaped TFET.](micromachines-10-00753-g002){#micromachines-10-00753-f002}

![2-D contour plot of band-to-band tunneling (BTBT) generation for (**a**) single gate and (**b**) stacked gate L-shaped TFET. Ambipolar current suppression is observed from the decreased BTBT rates in the stacked gate L-shaped TFET.](micromachines-10-00753-g003){#micromachines-10-00753-f003}

![Transfer characteristics for stacked gate L-shaped TFET, stacked gate L-shaped TFET with underlap, low drain doping L-shaped TFET, (conventional) single gate L-shaped TFET, and single gate L-shaped TFET with underlap at *V*~DS~ = 0.7 V. It is illustrated that the ambipolar state region significantly contracts in the stacked gate L-shaped TFET.](micromachines-10-00753-g004){#micromachines-10-00753-f004}

![Transfer curves of stacked gate L-shaped TFET with various *ϕ*~G1~ (at *V*~DS~ = 0.7 V). As *ϕ*~G1~ decreases, ambipolar current is suppressed more and also ambipolar state region contracts. It can be interpreted as if only the left part of the transfer curve (*V*~GS~ \< 0) is shifted to the left.](micromachines-10-00753-g005){#micromachines-10-00753-f005}

![Energy band diagrams with various *ϕ*~G1~ (at *V*~DS~ = 0.7 V). They are obtained from channel-to-drain along the cutline which is indicated in the inset (A-A'). As *ϕ*~G1~ decreases, the tunneling barrier between the channel and the drain becomes thicker.](micromachines-10-00753-g006){#micromachines-10-00753-f006}

![2-D contour plot of BTBT generation for various *ϕ*~G1~. As *ϕ*~G1~ decreases, BTBT rate decreases.](micromachines-10-00753-g007){#micromachines-10-00753-f007}

![(**a**) Resistance network when the device is in the on-state. *R*~TUN1~ and *R*~TUN2~ are the tunneling resistances; (**b**) on-current with the drain doping concentration. After changed the source material to SiGe, 7% on-current increases with the drain doping concentration.](micromachines-10-00753-g008){#micromachines-10-00753-f008}
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Key process steps for stacked gate L-shaped TFET. (**a**) Gate 2 is deposited by atomic layer deposition (ALD); (**b**) Gate 2 chemical mechanical polishing (CMP); (**c**) etch-back process; (**d**) Gate1 ALD & CMP.
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micromachines-10-00753-t001_Table 1

###### 

Simulation parameters used for this work.

  Parameters   Definitions                    Value
  ------------ ------------------------------ -----------------------------------------------
  *N* ~S~      Source doping concentration    Boron, 1 × 10^20^ cm^−3^
  *N* ~B~      Channel doping concentration   Boron, 1 × 10^16^ cm^−3^
  *N* ~D~      Drain doping concentration     Arsenic, 1 × 10^19^ cm^−3^, 1 × 10^20^ cm^−3^
  *H* ~S~      Source height                  65 nm
  *H* ~G1~     Gate1 height                   88 nm
  *H* ~G2~     Gate2 height                   10 nm
  *L* ~t~      Vertical tunneling thickness   4 nm
  *L* ~ch~     Lateral channel length         50 nm
  *L* ~un~     Gate-drain underlap length     9 nm
  *T* ~B~      Body thickness                 20 nm
  *T* ~OX~     Gate oxide thickness           2 nm
  *V* ~DS~     Drain voltage                  0.7 V
  *ϕ* ~G1~     Gate1 work function            4.0--4.5 eV
  *ϕ* ~G2~     Gate2 work function            4.5 eV
